Siliconix Si9104

High-Voltage Switchmode Regulator

Features

- 10- to 120-V Input Range
- Current-Mode Control
- On-Chip 200-V, 5-Ω MOSFET Switch
- SHUTDOWN and RESET
- High Efficiency Operation (>80%)
- Internal Start-Up Circuit
- Internal Oscillator (1 MHz)

Description


The Si9104 high-voltage switchmode regulator is a monolithic BiC/DMOS integrated circuit which contains most of the components necessary to implement a high-efficiency dc-to-dc converter up to 3 watts. It can either be operated from a low-voltage dc supply, or directly from a 10- to 120-V unregulated dc power source.

This device may be used with an appropriate transformer

to implement most single-ended isolated power converter topologies (i.e., flyback and forward).

The Si9104 is available in a 16-pin wide-body SOIC, 14-pin plastic DIP, and 20-pin PLCC, and are specified over the D suffix (-40 to 85°C) temperature range.

Functional Block Diagram



Si9104 **Siliconix**

Absolute Maximum Ratings

Voltages Referenced to $-V_{IN} (V_{CC} < +V_{IN} + 0.3 \text{ V})$
V _{CC}
+V _{IN}
V _{DS}
I_D (Peak) (300 μs pulse, 2% duty cycle) 2 A
I _D (rms)
Logic Inputs (RESET,
$\overline{\text{SHUTDOWN}}$, OSC IN)0.3 V to V_{CC} + 0.3 V
Linear Inputs (FEEDBACK, SOURCE)0.3 V to 7 V
HV Pre-Regulator Input Current (continuous) 3 mA
Storage Temperature65 to 125°C
Operating Temperature –40 to 85°C
Junction Temperature (T_J)

Power Dissipation (Package) ^a
14-Pin Plastic DIP ^b
16-Pin Plastic Wide-Body SOIC ^c 900 mW
$20\text{-Pin PLCC}^d \ \dots \ 1400 \ mW$
Thermal Impedance (Θ_{JA})
14-Pin Plastic DIP
16-Pin Plastic Wide-Body SOIC
20-Pin PLCC

- a. Device mounted with all leads soldered or welded to PC board.

- b. Derate 6 mW/°C above 25°C.
 c. Derate 7.2 mW/°C above 25°C.
 d. Derate 11.2 mW/°C above 25°C.

Recommended Operating Range

V _{CC}	R_{OSC}
+V _{IN} 10 V to 120 V	Linear Inputs 0 to 7 V
$f_{\mbox{OSC}}$	Digital Inputs

$Specifications ^{a} \\$

Voltages Referenced to -Vn;

		Test Conditions Unless Otherwise Specified Limits D Suffix -40 to 85°		85°C				
Parameter	Symbol	DISCHARGE = $-V_{IN} = 0 \text{ V}, V_{CC} = 10 \text{ V}$ + $V_{IN} = 48 \text{ V}, R_{BIAS} = 390 \text{ k}\Omega$ $R_{OSC} = 330 \text{ k}\Omega$	Temp ^b	Min ^d	Турс	Max ^d	Unit	
Reference								
Output Voltage	V_{R}	OSC IN = $-V_{IN}$ (OSC Disabled) $R_L = 10 \text{ M}\Omega$	Room Full	3.92 3.85	4.0	4.08 4.15	V	
Output Impedancee	Z _{OUT}		Room	15	30	45	kΩ	
Short Circuit Current	I _{SREF}	$V_{REF} = -V_{IN}$	Room	70	100	130	μΑ	
Temperature Stability ^e	т		Full		0.25	1.0	mV/°C	
Long Term Stability ^e	T_{REF}	$t = 1000 \text{ hrs.}, T_A = 125^{\circ}\text{C}$	Room		5	25	mV	
Oscillator								
Maximum Frequencye	f_{MAX}	$R_{OSC} = 0$	Room	1	3		MHz	
Initial Assument	£	$R_{OSC} = 330 \text{ k}\Omega \text{ f}$	Room	80	100	120	1-77-	
Initial Accuracy f _{OS}		$R_{OSC} = 150 \text{ kk}\Omega^{\text{ f}}$	Room	160	200	240	kHz	
Voltage Stability	$\Delta f/f$	$\Delta f/f = f(13.5 \text{ V}) - f(10 \text{ V}) / f(10 \text{ V})$	Room	4	10	15	%	
Temperature Coefficient ^e	T _{OSC}		Full		200	500	ppm/°C	

TEMIC

Siliconix Si9104

$Specifications^{a} \\$

		Test Conditions Unless Otherwise Specified		D Suf	Limits uffix -40 to 85°C		
Parameter	Symbol	DISCHARGE = $-V_{IN} = 0$ V, $V_{CC} = 10$ V + $V_{IN} = 48$ V, $R_{BIAS} = 390$ k Ω $R_{OSC} = 330$ k Ω	Temp ^b	Min ^d	Турс	Max ^d	Unit
Error Amplifier				_			
Feedback Input Voltage	V_{FB}	FB Tied to COMP OSC IN = $-V_{IN}$ (OSC Disabled)	Room	3.96	4.00	4.04	V
Input BIAS Current	I_{FB}	$OSC IN = -V_{IN}, V_{FB} = 4 V$	Room		25	500	nA
Input OFFSET Voltage	V _{OS}		Room		±15	±40	mV
Open Loop Voltage Gaine	A _{VOL}	$OSC IN = -V_{IN} (OSC Disabled)$	Room	60	80		dB
Unity Gain Bandwidthe	BW	OSC IIV = - VIN (OSC Disabled)	Room	0.7	1		MHz
Dynamic Output Impedance ^e	Z _{OUT}		Room		1000	2000	Ω
Output Current	т.	Source ($V_{FB} = 3.4 \text{ V}$)	Room		-2.0	-1.4	A
Output Current	lout	Sink ($V_{FB} = 4.5 \text{ V}$)	Room	0.12	0.15		mA
Power Supply Rejection	PSRR	$10 \text{ V} \le \text{V}_{\text{CC}} \le 13.5 \text{ V}$	Room	50	70		dB
Current Limit							
Threshold Voltage	V _{SOURCE}	R_L = 100 Ω from DRAIN to $V_{CC,}V_{FB}$ = 0 V	Room	1.0	1.2	1.4	V
Delay to Output ^e	t _d	$R_L = 100 \Omega$ from DRAIN to V_{CC} $V_{SOURCE} = 1.5 $ V, See Figure 1	Room		100	200	ns
Pre-Regulator/Start-Up							
Input Voltage	+V _{IN}	$I_{\mathrm{IN}} = 100~\mu\mathrm{A}$	Room	120			V
Input Leakage Current	+I _{IN}	$V_{CC} \ge 10 \text{ V}$	Room			10	μΑ
Pre-Regulator Start-Up Current	I _{START}	Pulse Width $\leq 300 \mu\text{s}$, $V_{\text{CC}} = 7 \text{V}$	Room	8	15		mA
V _{CC} Pre-Regulator Turn-Off Threshold Voltage	V_{REG}	$I_{PRE-REGULATOR} = 10 \mu A$	Room	7.8	9.4	9.8	
Undervoltage Lockout	V _{UVLO}	R_L = 100 Ω from DRAIN to V_{CC} See Detailed Description	Room	7.0	8.8	9.3	V
V _{REG} -V _{UVLO}	V _{DELTA}		Room	0.3	0.6		
Supply			•	•	•	•	
Supply Current	I_{CC}		Room	0.45	0.6	1.0	mA
Bias Current	I _{BIAS}		Room	10	15	20	μΑ
Logic							
SHUTDOWN Delay ^e	t _{SD}	$V_{\text{SOURCE}} = -V_{\text{IN}}$, See Figure 2	Room		50	100	
SHUTDOWN Pulse Widthe	t _{SW}		Room	50			
RESET Pulse Widthe	t _{RW}	See Figure 3	Room	50			ns
Latching Pulse Widthe SHUTDOWN and RESET Low	$t_{ m LW}$	See Ligure 3	Room	25			
Input Low Voltage	$V_{\rm IL}$		Room			2.0	17
Input High Voltage	V_{IH}		Room	8.0			V

Si9104 **Siliconix**


Specifications^a

		Test Conditions Unless Otherwise Specified		D Sufi	Limits ffix -40 to 85°C		
Parameter	Symbol	DISCHARGE = $-V_{IN} = 0$ V, $V_{CC} = 10$ V + $V_{IN} = 48$ V, $R_{BIAS} = 390$ k Ω , $R_{OSC} = 330$ k Ω	Temp ^b	Min ^d	Турс	Max ^d	Unit
Logic (Cont'd)							
Input Current Input Voltage High	I_{IH}	$V_{\rm IN} = V_{\rm CC}$	Room		1	5	4
Input Current Input Voltage Low	I_{IL}	$V_{IN} = 0 V$	Room	-35	-25		μΑ
MOSFET Switch							
Breakdown Voltage	V _{BR(DSS)}	$I_{DRAIN} = 100 \mu A$	Full	200	220		V
Drain-Source On-Resistance ^g	r _{DS(on)}	$I_{DRAIN} = 100 \text{ mA}$	Room		3	5	Ω
Drain Off Leakage Current	I_{DSS}	$V_{DRAIN} = 150 \text{ V}$	Room		5	10	μΑ
Drain Capacitance ^e	C_{DS}		Room		35		pF

Notes

- Refer to PROCESS OPTION FLOWCHART for additional information.
- Room = 25° C, Cold and Hot = as determined by the operating temperature suffix.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. Guaranteed by design, not subject to production test.
- C_{STRAY} @ OSC IN ≤ 5 pF.
- Temperature coefficient of r_{DS(on)} is 0.75% per °C, typical.

Timing Waveforms






Figure 1. Figure 2.






Figure 3.

4


Siliconix Si9104

Typical Characteristics







Pin Configurations



Top View Order Number: Si9104DJ



Order Number: Si9104DW



Top View Order Number: Si9104DN

Pin Configurations (Cont'd)

	Pin Number					
Function	14-Pin Plastic DIP	16-Pin SOIC	20-Pin PLCC			
SOURCE	4	1	7			
$-v_{IN}$	5	2	8			
V_{CC}	6	4	9			
OSC _{OUT}	7	5	10			
OSC _{IN}	8	6	11			
DISCHARGE	9	7	12			
V_{REF}	10	8	14			
SHUTDOWN	11	9	16			
RESET	12	10	17			
COMP	13	11	18			
FB	14	12	20			
BIAS	1	13	2			
$+V_{IN}$	2	14	3			
DRAIN	3	16	5			
NC		3, 15	1, 4, 6, 13, 15, 19			

Detailed Description

Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9104 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up, $+V_{IN}$ will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between $+V_{IN}$ and V_{CC} . This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the V_{CC} pin. The constant current is disabled when V_{CC} exceeds 9.4 V. If V_{CC} is not forced to exceed the 9.4-V threshold, then V_{CC} will be regulated to a nominal value of 9.4 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until V_{CC} exceeds the undervoltage lockout threshold (typically 8.8 V). This guarantees that the control logic will be functioning

properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will not exceed the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to $V_{\rm CC}$ such that the constant current source is always disabled.

Note: During start-up or when V_{CC} drops below 9.4-V the start-up circuit is capable of sourcing up to 20 mA. This may lead to a high level of power dissipation in the IC (for a 48-V input, approximately 1 W). Excessive start-up time caused by external loading of the V_{CC} supply can result in device damage. For typical pre-regulator current at start-up as a function of input voltage see Typical Characteristics, "+ V_{IN} vs. + I_{IN} at Start-Up" (page 5).

BIAS

To properly set the bias for the Si9104, a 390-k Ω resistor should be tied from BIAS to $-V_{IN}$. This determines the magnitude of bias current in all of the analog sections and the pull-up current for the $\overline{SHUTDOWN}$ and RESET pins. The current flowing in the bias resistor is nominally 15 μ A.

Siliconix Si9104

Detailed Description (Cont'd)

Reference Section

The reference section of the Si9104 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. The trimming procedure that is used on the Si9104 brings the output of the error amplifier (which is configured for unity gain during trimming) to within $\pm 1.0\%$ of 4 V. This compensates for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Error Amplifier

Closed-loop regulation is provided by the error amplifier, which is intended for use with negative feedback compensation. A MOS differential input stage provides for low input current. The noninverting input to the error amplifier (V_{REF}) is internally connected to the output of the reference supply and should be bypassed with a capacitor to ground (0.1 μF typically).

Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between OSC IN and OSC OUT. (See Applications section for details of resistor value vs. frequency.) The DISCHARGE should be tied to $-V_{IN}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to $\leq 50\%$ by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization can be accomplished by capacitive coupling of a synchronization pulse into the OSC IN

terminal. For a 5-V pulse amplitude and 0.5- μs pulse width, typical values would be 100 pF in series with 3 $k\Omega$ to OSC IN

SHUTDOWN and RESET

SHUTDOWN and RESET are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Table 1: Truth Table for the SHUTDOWN and RESET Pins

SHUTDOWN	RESET	Output		
Н	Н	Normal Operation		
Н	TŁ.	Normal Operation (No Change)		
L	Н	Off (Not Latched)		
L	L	Off (Latched)		
<u>.</u>	L	Off (Latched, No Change)		

Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

Output Switch

The output switch is a 5- Ω , 200-V lateral DMOS device. Like discrete power MOSFETs, the switch contains an intrinsic body-drain diode. However, the body contact in the Si9104 is connected internally to $-V_{IN}$ and is independent of the SOURCE.

Si9104 Siliconix

Applications




Figure 4. One-Watt Flyback Converter for Telecommunications Power Supplies